PCI Express

PCI Express (Peripheral Component Interconnect Express) is a high performance, scalable, well defined standard for a wide variety of computing and communications platforms. It has been defined to provide software compatibility with existing PCI drivers and operating systems.

Lattice provides customers with low-cost and low-power programmable solutions that are ready-to-use right out of the box. For PCI Express a full suite of tested and interoperable solutions is available that includes:

SILICON

Three Industry Leading Programmable PCI Express FPGAs
ECP5 LatticeECP3 LatticeECP2M
Low Cost Digital SERDES
  • PCI Express v2.1 compliant with
    2.5Gbps line speed
Low Cost Digital SERDES
  • PCI Express v1.1 compliant
Low Cost Digital SERDES
  • PCI Express v1.1 compliant
Up to 2 or 4 Channels in a Device
  • Useful for connectivity to ASICs/ASSPs
Up to 16 Channels per Device
  • Useful for multi-protocol bridging
Up to 16 Channels per Device
  • Useful for multi-protocol bridging
Complete End to End Solution
  • PIPE compliant PCS
  • PCI Express x1 and x4 soft IP available
Complete End to End Solution
  • PIPE compliant PCS
  • PCI Express x1 and x4 soft IP available
Complete End to End Solution
  • PIPE compliant PCS
  • PCI Express x1 and x4 soft IP available
Very Low Power
  • 85mW Per Channel Typical
    @ 3.2Gbps
Very Low Power
  • 110mW Per Channel Typical
    @ 3.2Gbps
Very Low Power
  • 90mW Per Channel Typical @ 2.5Gbps
Low Cost FPGA Fabric
  • Dual channel serdes support
Low Cost FPGA Fabric
  • High end features at low cost
Low Cost FPGA Fabric
  • High end features at low cost

Lattice provides a comprehensive portfolio of soft and hard PCI Express IP, including DMA and Memory Controllers. By targeting the ECP5, LatticeECP3, and LatticeECP2M FPGAs, developers will drastically reduce cost, power and footprint over competitive solutions.

RELATED IP CORES
IP Vendor ECP5 LatticeECP3 LatticeECP2M
PCI Express Root Complex Lite IP Core New Lattice   Check Mark Check Mark
PCI Express Endpoint IP Core) Lattice Check Mark Check Mark Check Mark
DDR SDRAM Controller - Pipelined Lattice   Check Mark Check Mark
DDR2 SDRAM Controller - Pipelined Lattice   Check Mark Check Mark
DDR3 SDRAM Controller - Pipelined Lattice Check Mark Check Mark Check Mark
LPDDR3 SDRAM Controller - Pipelined Lattice Check Mark Check Mark Check Mark
Scatter-Gather Direct Memory Access (DMA) Controller Lattice Check Mark Check Mark Check Mark
PCS Pipe Lattice   Check Mark Check Mark
Like most websites, we use cookies and similar technologies to enhance your user experience. We also allow third parties to place cookies on our website. By continuing to use this website you consent to the use of cookies as described in our Cookie Policy.
极速pk10app28彩金 文成县| 五台县| 抚顺市| 锡林浩特市| 潢川县| 津市市| 安国市| 类乌齐县| 鱼台县| 会泽县| 靖远县| 崇阳县| 兰坪| 岳阳县| 师宗县| 安图县| 青冈县| 青海省| 沁源县| 五华县| 嵊州市| 南郑县| 山阳县| 杂多县| 海南省| 东至县| 温州市| 新竹市| 独山县| 高碑店市| 惠水县| 泊头市| 南平市| 昌乐县| 图木舒克市| 静海县| 囊谦县| 靖江市|